- A clock that is not connected to any port or pin within the current design
- Serves as a reference for input or output delays
Subscribe to:
Post Comments (Atom)
skip to main |
skip to sidebar
ASCI/VLSI Basic Concept blog try to collect basic concept for ASIC IC Designs, including front-end and back-end.
Posts
ASIC Design Ads
Blog Archive
-
▼
2008
(16)
-
▼
December
(16)
- How to read ITF file to find the process technology
- What does '45-nm' mean
- Cell Degradation Design Rule
- Timing Arc
- cell degradation
- virtual clock
- difference between real clock and ideal clock
- Ideal Network Feature
- Clock Latency
- Definition of Timing Path
- Ideal Clock Feature
- filter_collection 可以使用的操作符
- difference between dc_shell and dc_shell-t
- WLM- Wire load Model
- Design Compiler Topographical Technology
- Synopsys Implementation Tool Guide
-
▼
December
(16)
No comments:
Post a Comment